

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

App No.: Not Yet Assigned Docket No.: M4065.0381/P381-A
Inventor: Leonard Forbes et al.
Title: TECHNIQUE TO MITIGATE SHORT CHANNEL
EFFECTS WITH VERTICAL GATE TRANSISTOR WITH
DIFFERENT
GATE MATERIALS

FIG. 1a



ASPECT RATIO EQUATION

$$r = \frac{3L}{(w_d \cdot t_{ox} \cdot x_j)}$$

App No.: Not Yet Assigned Docket No.: M4065.0381/P381-A
Inventor: Leonard Forbes et al.
Title: TECHNIQUE TO MITIGATE SHORT CHANNEL
EFFECTS WITH VERTICAL GATE TRANSISTOR WITH
DIFFERENT
GATE MATERIALS

FIG. 1b




FIG. 3a




FIG. 3b




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10a




FIG. 10b




FIG. 11

